当前位置：
首页 资源下载
搜索资源 - serial to parallel converter
搜索资源列表
-
0下载：
通过多通道串-并转换器将多个同步串行数据流转换为并行数据-through multi-channel serial-to-parallel converter multiple synchronous serial data streams converted to parallel data
-
-
1下载：
soft Demapping QPSK : LLR computation using Euclidian distance approach, Parallel-to-Serial converter : needs I and Q components of QPSK symbols at the input,soft Demapping QPSK : LLR computation using Euclidian distance approach, Parallel-to-Serial
-
-
0下载：
a simple serial to parallel converter using XILLINX and VHDL (the number of the project represents the binary code used by the converter e.g 23- 10111)
-
-
0下载：
并/串转换器即并行输入、串行输出转换器，例如一个8bit输入的并/串转换器，输出时钟频率是输入时钟频率的8倍，输入端一个时钟到来，8个输入端口同时输入数据；输出端以8倍的速度将并行输入的8bit串行输出，至于从高位输出还是从低位输出，可以再程序中指定。-And/or parallel series converter input, serial output converter, for example, a 8bit input and/series converter, the output
-
-
0下载：
serial to parallel converter
-
-
0下载：
A/D和D/A转换器模型 对串行和并行输出的8位A/D和D/A转换器进行仿真，转换值范围为0到255，转换采样率为1次/秒。 -A/D and D/A converter model, serial and parallel output of the 8-bit A/D and D/A converter to simulate the conversion values range from 0 to 255, change the sampling rate of 1 times/sec.
-
-
2下载：
基于Verilog的串并转换器的设计与实现，采用两种不同的方案来实现串并和并串转换的功能，并用ISE软件仿真以及chipscope的调试-Verilog-based serial and parallel converter design and implementation of two different programs to achieve the string and and and string conversion functions, and use the ISE softwa
-
-
0下载：
serial to parallel converter
-
-
0下载：
A serial to parallel converter is somewhat the reverse of the operation of parallel to serial converter. The data comes serially from the input port SERIN. The parallel data is output from DOUT port. Output port DRDY is asserted ‘1’ when the start bi
-
-
0下载：
1、模拟量输入选择接口2、用模拟比较器实现AD转换3、5SPI串行接口AD转换器TLC2543的应用4、6I2C接口AD转换器ADS11XX的应用5
等精度数字频率计的实现6、10时钟日历芯片PCF8563的应用7、48位并行接口ADC080X的接口与驱动8、91-wire测温芯片DS18XX的应用9、716位AD转换器AD7715的应用-1, analog input selection interface 2, using a comparator to achieve 3,5 SPI
-
-
0下载：
DDS芯片中主要包括频率控制寄存器、高速相位累加器和正弦计算器三个部分（如Q2220）。频率控制寄存器可以串行或并行的方式装载并寄存用户输入的频率控制码；而相位累加器根据
dds
频率控制码在每个时钟周期内进行相位累加，得到一个相位值；正弦计算器则对该相位值计算数字化正弦波幅度（芯片一般通过查表得到）。DDS芯片输出的一般是数字化的正弦波，因此还需经过高速D/A转换器和低通滤波器才能得到一个可用的模拟频率信号。-The chips mainly includes DDS frequen
-
-
0下载：
The AD7654 is a low cost, simultaneous sampling, dual-channel, 16-bit, charge redistribution SAR, analog-to-digital converter that operates from a single 5 V power supply. It contains two low noise, wide bandwidth, track-and-hold amplifiers that allo
-
-
0下载：
序列平行轉換器,對輸入的資料流進行轉換功用-Serial parallel converter to convert the input data stream function
-
-
0下载：
主要用来实现数据串并转换功能，内附2种实现程序-serial to parallel converter verilog code
-
-
0下载：
Write a HDL Code to use as a serial to parallel converter
-
-
0下载：
The implementation was built on Matlab/Simulink using
fundamental components in Simulink to demonstrate how
reliably complex modulation schemes can be built, cost
effectively and efficiently [5]. The design of ZigBee
transmitter using MSK mod
-
-
0下载：
简单的uart串并转换实现，完成开发板和电脑之间的8位数据通信。-Simple uart serial to parallel converter achieve complete eight data communication between the development board and the computer.
-
-
0下载：
Under partially shaded conditions, series connection
of photovoltaic (PV)modules results in the flow of lowest current in
the string corresponding to the most shaded module, reducing the
overall power output. Power output can be maximized by in
-
-
0下载：
数据流串并转换的实现方法多种多样，根据数据的排序和数量的要求，可以选用移位寄存器、RAM等来实现。对于数据量比较小的设计来说，可以使用移位寄存器完成串并转换；对于排列顺序有规定的串并转换，可以用case语句判断实现；对于复杂的串并转换，还可以用状态机实现-Serial data stream and converts a variety of implementations, according to the sort and quantity of data requirements, you
-
-
0下载：
Verilog Module for 8-Bit Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock Enable and Asynchronous Clear
-
